A flexible 32-channel time-to-digital converter implemented in a Xilinx Zynq-7000 field programmable gate array

详细信息    查看全文

• 作者：Yonggang Wang ; ^{wangyg@ustc.edu.cn} ; Jie Kuang ; Chong Liu ; Qiang Cao ; Deng Li
• 关键词：Time-to-digital converter ; Multiple channels ; Time precision ; Measurement dead time ; Zynq-7000 FPGA
• 刊名：Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
• 出版年：2017
• 出版时间：1 March 2017
• 年：2017
• 卷：847
• 期：Complete
• 页码：61-66
• 全文大小：1125 K
• 卷排序：847

文摘

A high performance multi-channel time-to-digital converter (TDC) is implemented in a Xilinx Zynq-7000 field programmable gate array (FPGA). It can be flexibly configured as either 32 TDC channels with 9.9 ps time-interval RMS precision, 16 TDC channels with 6.9 ps RMS precision, or 8 TDC channels with 5.8 ps RMS precision. All TDCs have a 380 M Samples/second measurement throughput and a 2.63 ns measurement dead time. The performance consistency and temperature dependence of TDC channels are also evaluated. Because Zynq-7000 FPGA family integrates a feature-rich dual-core ARM based processing system and 28 nm Xilinx programmable logic in a single device, the realization of high performance TDCs on it will make the platform more widely used in time-measuring related applications.