用户名: 密码: 验证码:
SyReC: A hardware description language for the specification and synthesis of reversible circuits
详细信息    查看全文
文摘

Definition of a hardware description language for reversible circuits.

Introduction of a synthesis methodology which realizes a corresponding description as a reversible circuit.

Introduction of refinements of the synthesis methodology with respect to different cost metrics.

Evaluation and case studies of the hardware description language as well as the synthesis results.

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700