Monolithic pixels on moderate resistivity substrate and sparsifying readout architecture
详细信息 查看全文
- 作者：P. Giubilato ; M. Battaglia ; D. Bisello ; M. Caselle ; P. Chalmet ; L. Demaria ; Y. Ikemoto ; K. Kloukinas ; S.C. Mansuy ; S. Mattiazzo ; A. Marchioro ; H. Mugnier ; D. Pantano ; A. Potenza ; A. Rivetti ; J. Rousset ; L. Silvestrin ; W. Snoeys
- 关键词：CMOS ; Monolithic ; Pixels ; Architecture ; Detector
- 刊名：Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
- 出版年：11 December, 2013
- 年：2013
- 卷：731
- 期：Complete
- 页码：146-153
- 全文大小：2083 K
文摘
The LePix projects aim realizing a new generation monolithic pixel detectors with improved performances at lesser cost with respect to both current state of the art monolithic and hybrid pixel sensors. The detector is built in a 90 nm CMOS process on a substrate of moderate resistivity. This allows charge collection by drift while maintaining the other advantages usually offered by MAPS, like having a single piece detector and using a standard CMOS production line. The collection by drift mechanism, coupled to the low capacitance design of the collecting node made possible by the monolithic approach, provides an excellent signal to noise ratio straight at the pixel cell together with a radiation tolerance far superior to conventional un-depleted MAPS. The excellent signal-to-noise performance is demonstrated by the device ability to separate the 6 keV 55Fe double peak at room temperature.
To achieve high granularity (10-20 碌m pitch pixels) over large detector areas maintaining high readout speed, a completely new compressing architecture has been devised. This architecture departs from the mainstream hybrid pixel sparsification approach, which uses in-pixel logic to reduce data, by using topological compression to minimize pixel area and power consumption.