The read bit errors were observed in MRAM chips when the total ionizing dose (TID) reached a certain threshold value. Resistance drift of access transistor is proposed to unveil the physical mechanisms of these upset errors in MRAM. This drift model is simulated by HSPICE simulator and the results are consistent with experimental results.