基于嵌入式双核DSP平台的AVS解码器设计和实现
详细信息    本馆镜像全文|  推荐本文 |  |   获取CNKI官网全文
摘要
AVS标准是具有我国自主知识产权的第二代数字音视频信源编解码标准,但目前依然没有成熟的编解码器解决方案,这很不利于AVS在新一代数字音视频产业中的应用。本课题针对AVS的目前的情况和特点,重点对AVS编解码的实际应用做了研究。本文在特定平台下实现AVS解码算法,并基于该平台优化AVS的解码算法,提高AVS解码速度,在此基础上提出AVS视频实时解码器方案。
     本文对AVS标准及其核心技术和特点进行了研究。嵌入式平台的实现离不开硬件平台和软件环境,硬件平台和操作系统是AVS解码器实现的基础。本文解码器的硬件平台是以ADSP-BF561为核心的DSP硬件开发平台,软件环境主要是指嵌入式操作系统uClinux环境的建立。
     本文主要介绍了AVS解码器在双核DSP平台的实现,以及为使解码器速度达到实时解码而进行的优化工作。
     AVS解码器双核DSP实现是本文的重点。本文详细讨论了基于ADSP-BF561平台的解码器实现的方案。包括Core A和Core B的分工与设计,以及双核之间的数据交互过程。
     解码器的优化是全文的核心。其中,基于硬件平台的优化是优化工作的重点。本文从对硬件平台的瓶颈的分析入手,提出了优化的原则与核心思想,之后详述了优化的具体过程。基于解码器硬件平台的优化涵盖了对整个解码器流程的各个细节算法的优化过程,其重点是基于处理器平台内存架构的优化。论文对处理器平台内存架构的特点进行了分析,详细阐述了基于内存结构的宏块解码各部分算法的优化过程,并且就基于硬件平台优化后算法流程的改进进行了说明。除此之外,本文还简要介绍了解码器实现过程中用到的其他优化方法,算法模块和C语言的优化以及汇编优化。
     采用以上优化方案后,AVS解码器达到了实时解码播放的要求。
AVS (Audio and Video Coding Standard) is the standard of 2nd generation video and audio developed by China independently. Due to the shortage of feasible encoder and decoder solution platforms, the popularization of AVS in the field of video and audio is obstructed. This dissertation is mainly focused on the research of the application of AVS standard. An implementation of the AVS decoder in a dedicated hardware platform is proposed in this thesis, based on which the AVS decoder algorithm is optimized in order to improve the decoding speed. Finally a real-time decoder solution of AVS is proposed.
     At first, the core technologies used in AVS are studied and its key algorithms are analyzed. Hardware platform and software environment are two fundamental things of the implementation of AVS decoder. The hardware platform used is a dual-core DSP - ADSP-BF561 based platform. And the software environment introduction is mainly about the establishment of an embedded uClinux OS.
     The implementation of AVS decoder on a dual-core DSP platform and the optimization of the decoder in order to make it real-time are the most important work of this dissertation.
     The implementation of AVS decoder is the emphasis of this dissertation. The decoder solution based on ADSP-BF561 is discussed in detail, including the design of Core A and Core B, as well as the data exchange process between them.
     The optimization of the decoder is the core of this dissertation. The key point of it is the optimization based on the hardware platform. Start with the analysis of the bottleneck of the hardware platform, the principles and key ideas of optimization are drawn out and the details of optimization are elaborated. The optimization based on hardware platform encompasses optimization about every detailed algorithm. And the most important method of optimization based on the hardware platform is to take the advantage of its hierarchy memory architecture. The thesis discusses the processor's memory hierarchy, elaborates optimization about each algorithm process of the macro-block decoding and explains the improvement of the algorithm flow after optimization on hardware platform. Besides, other optimization method is also studied, such as optimization on algorithm of each process module, optimization on C language and assembly language.
     The AVS decoder achieved the target of real-time decoding after these optimizations mentioned above.
引文
[1]AVS工作组,GB/T 200090.2—2006,中华人民共和国国家标准.信息技术.先进音视频.第二部分:视频(报批稿),北京:AVS工作组,2006.2
    [2]AVS官方网站,http://www.avs.org.cn.
    [3]lain E.G.Richardson,Video Codec Design,John Wiley & Sons Ltd,2002.
    [4]ISO/REC CD 11172,"Coding of moving pictures and associated audio for digital storage media at up to 1.5M bits/sec-Part2:Coding of moving picture information",Dec.1991.
    [5]ISO/IEC 13818-2,"Information technology-Generic coding of moving pictures and associated audio Part2:Video",1995.
    [6]ISO/IEC FDIS 14496-2,"Information technology-Genetic coding of audio-visual objects Part2:Visual",Oct.1998.
    [7]ITU-T Recommendation H.261,"Video codec for audio visual services at p64kbit/s",in Proc.COM 15R 16-E,March,1993
    [8]ITU-T Recommendation H.263,"Video coding for low bit rate communication",May,1996.
    [9]ITU-T Rec.H.264/AVC/ ISO/IEC 11496-10,"Advanced Video Coding",Final Committee Draft,Document JVT-G050,March 2003.
    [10]梁凡.AVS视频标准的技术特点.电视技术.2005年第7期
    [11]我视频编码国家标准AVS与国际标准MPEG的比较
    [12]Analog Devices inc.ADSP-BF561 EZ-KIT Lite(?)Evaluation System Manual,Revision 2.0,January 2005.
    [13]Analog Devices inc.Blackfin(?)Embedded Symmetric Multi-Processor,November 2004.
    [14]Analog Devices inc.ADSP-BF561 Blaekfin(?)Processor Hardware Reference,Revision 1.0,July 2005.
    [15]Karim Yaghmour,Building Embedded Linux Systems,O'Reilly Media,Inc.,April 2003.
    [16]uClinux官方网站.http://www.uclinux.org/
    [17]John Lombardo,Embedded Linux,New Riders,July 2001
    [18]Craig Hollabaugh,Embedded Linux:Hardware,Software,and Interfacing,Addison Wesley,2002.
    [19]Jonathan Corbet,Alessandro Rubini,and Greg Kroah-Hartman,Linux Device Drivers,3~(rd)Edition,O'Reilly&Associates,Inc.,February 2005.
    [20]毛德操,胡希明编著,《Linux内核源代码情景分析》上下册,浙江大学出版社,2001
    [21]Iain E.G.Richardson,Video Codec Design,Ch9 Pre-and Post-Processing,pp195-210
    [22]Analog Devices inc.,ADSP-BF561 Blackfin(?)Processor Hardware Reference,Revision 1.0,July 2005,pp159-160
    [23]Analog Devices inc.,ADSP-BF561 Blackfin(?)Processor Hardware Reference,Revision 1.0,July 2005,pp 154-156
    [24]Analog Devices inc.,ADSP-BF561 Blackfin(?)Processor Hardware Reference,Revision 1.0,July 2005,pp497-532
    [25]Analog Devices Inc.,System Optimization Techniques for Blackfin(?)Processors(EE-324).Rev 1,July 2007.
    [26]David Katz and Rick Gentile,The best way to move multimedia data,Embedded.com, December 2003,http://www.embedded.com/showArticle.jhtml?articleID=16700107.
    [27]Analog Devices Inc.,Video Framework Considerations for Image Processing on Blackfin Processors(EE-276).Rev 1,September 2005.
    [28]Analog Devices Inc.,Video Templates for Developing Multimedia Applications on Blackfin Processors(EE-301).Rev 1,September 2006.
    [29]Analog Devices Inc.,Using Cache Memory on Blackfin(?)Processors(EE-271).Rev 1,June 2005.
    [30]Analog Devices inc.,ADSP-BF561 Blackfin(?)Processor Hardware Reference,Revision 1.0,July 2005,pp393-450
    [31]虞露,AVS-视频技术概述.http://video.enet.com.cn/video/inforcenter/A20040308292594.html
    [32]Ji Xiang-yang,Zhao De-bin,Gao Wen,et al."New bi-prediction techniques for B pictures coding",IEEE International Conference on Multimedia and Expo(ICME),2004.
    [33]Chassaing著,王华,张健等译,《DSP原理及其C编程开发技术》电子工业出版社,2005
    [34]Ville Lappalainen,Antti Hallapuro,and Timo D.Hamalainen,Complexity of optimized H.26L video decoder implementation,IEEE Trans on Circuit and Systems for Video Technology,July 2003.