Extracting Threaded Traces in Simulation Environments

详细信息    查看全文

• 作者：Weixing Ji (20)
  Yi Liu (20)
  Yuanhong Huo (20)
  Yizhuo Wang (20)
  Feng Shi (20)
  
• 关键词：program trace ; full system simulation ; multi ; core processor
• 刊名：Lecture Notes in Computer Science
• 出版年：2013
• 出版时间：2013
• 年：2013
• 卷：8147
• 期：1
• 页码：39-48
• 全文大小：296KB
• 参考文献：1. Bach, M.(M.), Charney, M., Cohn, R., Demikhovsky, E., Devor, T., Hazelwood, K., Jaleel, A., Luk, C.-K., Lyons, G., Patil, H., Tal, A.: Analyzing Parallel Programs with Pin. Computer聽43(3), 34鈥?1 (2010) CrossRef
  2. Virtutech. Simics User Guide for Unix 3.0, Virtutech (2007)
  3. Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., Sen, R., Sewell, K., Shoaib, M., Vaish, N., Hill, M.D., Wood, D.A.: The GEM5 simulator. SIGARCH Computer Architecture News聽39(2), 1鈥? (2011) CrossRef
  4. Bellard, F.: QEMU, a fast and portable dynamic translator. In: Proceedings of the Annual Conference on USENIX Annual Technical Conference, Berkeley, CA, USA, pp. 41鈥?1 (2005)
  5. Uhlig, R.A., Mudge, T.N.: Trace-driven memory simulation: a survey. ACM Computing Surveys聽29(2), 128鈥?70 (1997) CrossRef
  6. Borg, A., Kessler, R.E., Wall, D.W.: Generation and analysis of very long address traces. SIGARCH Computer Architecture News聽18(3a), 270鈥?79 (1990) CrossRef
  7. Luk, C.-K., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V.J., Hazelwood, K.: Pin: building customized program analysis tools with dynamic instrumentation. In: Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation, New York, NY, USA, pp. 190鈥?00 (2005)
  8. Chen, X.: SimSight: a virtual machine based dynamic call graph generator. Technical Report TR-UNL-CSE-2010-0010, University of Nebraska at Lincoln (2010)
  9. Browne, S., Dongarra, J., Garner, N., London, K., Mucci, P.: A scalable cross-platform infrastructure for application performance tuning using hardware counters. In: Proceedings of the 2000 ACM/IEEE Conference on Supercomputing, Article 42, Washington, DC, USA (2000)
  10. Nanda, A., Mak, K.-K., Sugarvanam, K., Sahoo, R.K., Soundarararjan, V., Smith, T.B.: MemorIES3: a programmable, real-time hardware emulation tool for multiprocessor server design. SIGARCH Computer Architecture News聽28(5), 37鈥?8 (2000) CrossRef
  11. Chalainanont, N., Nurvitadhi, E., Morrison, R., Su, L., Chow, K., Lu, S.L., Lai, K.: Real-time l3 cache simulations using the programmable hardware-assisted cache emulator. In: IEEE International Workshop on Workload Characterization, pp. 86鈥?5 (2003)
  12. Yoon, H.-M., Park, G.-H., Lee, K.-W., Han, T.-D., Kim, S.-D., Yang, S.-B.: Reconfigurable Address Collector and Flying Cache Simulator. In: Proceedings of the High-Performance Computing on the Information Superhighway, Washington, DC, USA, pp. 552鈥?56 (1997)
  13. Bao, Y., Chen, M., Ruan, Y., Liu, L., Fan, J., Yuan, Q., Song, B., Xu, J.: HMTT: a platform independent full-system memory trace monitoring system. In: Proceedings of the 2008 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, New York, NY, USA, pp. 229鈥?40 (2008)
  14. Woo, S.C., et al.: The SPLASH-2 programs: Characterization and methodological considerations. ACM SIGARCH Computer Architecture News聽23(2), 24鈥?6 (1995) CrossRef
  
• 作者单位：Weixing Ji (20)
  Yi Liu (20)
  Yuanhong Huo (20)
  Yizhuo Wang (20)
  Feng Shi (20)
  
  20. Beijing Institute of Technology, Beijing, 100081, China
  
• ISSN：1611-3349

文摘

Instruction traces play an important role in analyzing and understanding the behavior of target applications; however, existing tracing tools are built on specific platforms coupled with excessive reliance on compilers and operating systems. In this paper, we propose a precise thread level instruction tracing approach for modern chip multi-processor simulators, which inserts instruction patterns into programs at the beginning of main thread and slave threads. The target threads are identified and captured in a full system simulator using the instruction patterns without any modifications to the compiler and the operating system. We implemented our approach in the GEM5 simulator and evaluations were performed to test the accuracy on x86-Linux using standard benchmarks. We compared our traces to the ones collected by a Pin-tool. Experimental results show that traces extracted by our approach exhibit high similarity to the traces collected by the Pin-tool. Our approaches of extracting traces can be easily applied to other simulators with minor modification to the instruction execution engines.