摘要
空间环境中的高能粒子会使器件发生辐射效应,特别是单粒子效应,严重威胁器件可靠性。现有的三模冗余及刷新技术的应用在一定程度上提高了星载电路的可靠性,但对于已经发生的错误,三模冗余只能容错,不能纠错,当两路数据出错时,三模冗余的防护就会失效。为了达到更好的防护效果,通过进一步研究,分析电路特性,提取电路中的关键敏感点,设计实现了具有一定通用性的抗辐射代码级电路加固技术——三模冗余反馈纠错技术。并在viterbi译码电路中应用该防护技术,通过仿真验证和故障注入实验,验证了该方法的有效性,在轨预估翻转率为9.97×10~(-7)次/(器件·天)。
The radiation effects of the particles in the space environment,especially single event effects,threaten to the reliability of CMOS device. After researching for years,we have already using scrubbing and TMR technology to protect circuits.TMR need sufficient resources,and it can't correct errors.In this paper,we implemented a developed method to enhance circuits' reliability-TMR and Feedback Correction technology. First,extract the sensitive point in circuits,and then applying the technology in these points.We have already applied this technology in several designs.As a result,we verified the protecting effect through simulation and fault injection,SEU<9.97×10~(-7)per day(90% Adams worst case GEO).
引文
[1]D'Angelo S,Metra C,Pastore S.A pogutz and G R sechi,fault-tolerant voting mechanism and recovery scheme for TMR FPGA-Based systems[J].IEEE Transactions on Wireless Communications,2008,7(10):1536-1276.
[2]Chen G L.Design of a FPGA-based fault-tolerant embedded system[J].Computer Applications,2005,25(8):1916-1918.
[3]谢云磊,梁华国,丁贤庆,等.基于动态部分重构的三模冗余容错技术研究[J].计算机科学,2013,40(7):120-123.
[4]裴志强,周刚.FPGA的空间容错技术研究[J].微处理机,2011,32(6):18-20.
[5]陈江璋.基于SRAM的FPGA抗SEU加固技术分析研究[J].价值工程,2012,33(2):105-106